I. INTRODUCTION

A
3-DB coupler with a 90
• phase difference between its outputs is a significant building block in a microwave or millimeter-wave (mm-wave) system. It can be used for the I/Q modulator-demodulators, phase shifters, triplers, and various mixer topologies. These couplers are often implemented by Lange couplers. The Lange coupler design technique involves quarter wavelength lines at the design frequency and is usually realized with microstrip lines. However, on a standard silicon technology, one major drawback of microstrip lines is the low effective dielectric constant (∼4), which is defined by the surrounding media (silicon dioxide). Therefore, the couplers become very large and occupy a noticeable silicon area.
Over the years, efforts have been made to miniaturize the size of silicon quadrature couplers. For example, in [1] , a thin film microstrip line is used with an aggressive meandering to reduce the size of the coupler. In [2] , a coupler based on the coupled slow wave coplanar waveguide (CS-CPW) is presented, and the miniaturization is achieved by modifying the shielding ribbons. Nevertheless, none of the works addressed the modeling methodology (with a simulator) used for designing their proposed complex coupler structures, whereas customarily, an efficient and reliable modeling methodology is critical in the CMOS circuit designs. Therefore, in this letter, we have shown how to model and design a novel compact 3-dB quadrature coupler using the balanced slow wave coplanar waveguide. The CS-CPW is implemented to design the coupler because of its wideband and robust properties [3] . The proposed coupler structure is easy to model and scalable in length. Due to the presence of the slow wave phenomenon in the structure, a carefully engineered design could reduce the size of the coupler significantly compared to conventional Lange couplers.
II. DESIGN OF A COUPLER USING THE CS-CPW
A CS-CPW is an efficient way of implementing a coupled line in silicon technology [3] , [4] . The CS-CPW consists of two signal lines, side-ground lines in both sides of the signal lines which serve as the well-defined ground return current paths for the even-mode signal propagation, and gridded metal shields under the signal and ground lines. A 3-D and cross-sectional view of a fundamental CS-CPW structure is illustrated in Fig. 1 . Modeling of the CS-CPW structure by computer simulations is computationally heavy and timeconsuming. Therefore, an efficient modeling methodology is proposed in [4] and successfully verified in [3] . The modeling approach divides the electromagnetic (EM) simulations of the CS-CPW structure into four parts, at first, it divides into oddand even-mode analysis, and each mode is further decoupled into odd-and even-mode R & L and C & G analysis. The R, L, C, and G are the transmission line (Tline) parameters (Telegraphers equation) [5] which support the transverse EM propagation. Four two-port S-parameter data sets are obtained from these four EM simulations, and using these data sets, the odd-and even-mode Tline parameters are calculated by the formulas stated in [6] . Once the Tline parameters for both the odd-and even-modes are obtained, the essential coupled transmission line (CP-Tline) parameters can be calculated from [5] . The necessary model parameters for a CP-Tline are odd-and even-mode characteristic impedances (Z 0o , Z 0e ), effective dielectric constants (ε ro , ε re ), attenuation constants (α o , α e ), and a loss tangent (tanδ). Finally, a scalable (in length) electrical model of the CS-CPW is deduced with the CP-Tline model parameters for the simulation. Therefore, a fraction of the total coupler length, i.e., an λ g /8 line is sufficient to model the coupler. Once the equivalent CP-Tline 1531-1309 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Fig. 1 ] and observed the changes in essential Tline parameters. Although varying one design variable, the other variables are kept constant. A standard 65-nm CMOS technology is used for this analysis. The EM simulations are performed based on the modeling methodology described earlier with a 2.5-D simulator. The outcomes of the experiments are shown in Table I. Table I  shows 
line parameter variations over the changes in CS-CPW design variables with the indicators, increasing (↑), decreasing (↓), and no change ().
A coupler with a coupling factor of 3-dB requires a ratio of ∼1:6 for the odd-and even-mode characteristic impedances [5] , which is the key design goal to be obtained. Also, the absolute value of Z 0o and Z 0e is important for matching. As an example, for a 3-dB coupler, Z 0o and Z 0e have to be 20.67 and 120.9 , respectively, for a 50-system. Once the required odd-and even-mode impedances are known, the design starts with selecting the primary design variables of the CS-CPW for the EM simulations. Table I predicts the primary values of the CS-CPW design variables. However, in practice, the required design goals with the fundamental CS-CPW structure shown in Fig. 1(b) are not possible to achieve using the given technology. This is mainly due to the tight technology-specific design rules present in a deep submicrometer CMOS technology. Higher Z 0e with adequate slow wave effect is restricted by SG, which cannot be increased arbitrarily (metal density issue). On the other hand, the required Z 0o is obtainable but this would affect the even-mode parameters because moving the slow wave shielding position (D) closer to the signal lines would increase ε ro and ε re but will decrease Z 0e and Z 0o .
Therefore, we modify the CS-CPW structure to improve the odd-mode slow wave effect locally without affecting the even-mode parameters as shown in Fig. 2(a) . To obtain strong capacitive coupling in odd-mode propagation, the top-most metal layer of the signal lines is modified to create L-shaped slabs. The value of L has adjusted as such that the new CS-CPW structure provides a higher ε ro , and at the same time, the Z 0o value is closer to the desired. The changes in Z 0o and ε ro with respect to L are plotted in Fig. 2(b) . Again, it is important to note that this modification of the CS-CPW structure has a negligible effect on the even-mode line parameters. Therefore, the required ratio between the odd-and even-mode impedances is achieved. Furthermore, the structure is modified in such a way that it remains scalable in length. Therefore, we have considered a unit cell approach so that the complete coupler structure can be made by repeating the number of required unit cells. The gap between the unit cells is set by the technology-specific design rules of minimum metal gaps. Table II shows that the effect of repeating the unit cells on the line parameters is negligible, hence, the proposed structure is scalable in length.
Four unit cells with the design parameters, W = 2.5 μm, S = 1.5 μm, D = 1.54 μm, SG = 19.75 μm, GW = 5 μm, and L = 16 μm are considered to design the scalable coupler model. For the purpose of illustration, a 3-D view of the simulation structure is shown in Fig. 3 . The model parameters obtained from these design parameters are shown in Table II . Although, the desired absolute value of Z 0o and Z 0e for the 50-system could not be obtained, the required impedance ratio (∼1:6) and a more than 20-dB return loss are achieved by the proposed structure. The obtained coupler model suggests a length of 205 μm long proposed CS-CPW structure is required for the desired 3-dB coupler at 90 GHz.
III. MEASUREMENT RESULTS
The 3-dB quadrature coupler is fabricated in a 65-nm bulk CMOS technology. The core dimension of the coupler is 56 μm × 205 μm. The coupler consists of the eight proposed unit cells to cover the entire length. On-wafer S-parameter measurements are carried out for the coupler characterization. The coupled line coupler is a four-port device, and due to the unavailability of the four-port vector network analyzer, we have fabricated two identical coupler structures but with different port configurations for through and coupling measurements. The contribution of the pads and the extra Tlines is deembedded from the measurement results. The micrographs Fig. 4 . The measured and simulated results for the coupler are shown in Fig. 5 . A good correlation is observed between the simulated and the measured coupler performance. An insertion loss of −0.5 dB at the through port and −1.4 dB at the coupled port at 90 GHz are recorded. A less than ±2.5 • phase variation, ±1-dB amplitude error, and a better than 18-dB return loss are measured over a wide bandwidth from 55 to 110 GHz.
IV. CONCLUSION
A 3-dB quadrature coupler covering the whole E-and W -band has been successfully demonstrated in a 65-nm CMOS technology. The state-of-the-art results published for the 3-dB quadrature couplers realized on monolithic silicon technologies are shown in Table III . The presented results show an excellent wideband coupler performance along with a very compact size. Moreover, the good agreement between the simulation and the measurement results indicates the validity of the CS-CPW modeling technique. The proposed scalable CS-CPW-based coupler is easy to model and well suited for the design of the compact mm-wave silicon radio front ends.
